

# THE INFLUENCE OF DEVICE GEOMETRY ON THE PARTIALLY DEPLETED SOI TRANSISTOR TID HARDNESS\*

Ivan Shvetsov-Shilovskiy\*\*<sup>1,2</sup>, Anatoly Smolin<sup>1,2</sup>, Pavel Nekrasov<sup>1,2</sup>,  
Anastasia Ulanova<sup>1,2</sup>, Alexander Nikiforov<sup>1,2</sup>

<sup>1</sup>Specialized Electronic Systems (SPELS), Moscow, Russia

<sup>2</sup>National Research Nuclear University (NRNU) MEPhI, Moscow, Russia

**Abstract.** The research is focused on the differences in radiation behavior for transistors of different geometry, body tie contact types, device layer thickness and biasing.

**Key words:** CMOS SOI, TID Hardness, automated measurement system, body tie.

**DOI:** 10.21175/RadJ.2016.01.04

## 1. INTRODUCTION

Silicon on Insulator (SOI) process grants several benefits as compared to bulk silicon substrate. Active devices are formed in the silicon layer placed on buried SiO<sub>2</sub> insulator layer. Fully isolated transistors have lower leakage current, less parasitic capacitance and therefore lower power consumption and higher switching speed.

SOI transistors can be fully and partially depleted. If the depletion region reaches buried oxide, the transistor is fully depleted, otherwise it is called partially depleted. Fully depleted transistors can control the channel more efficiently; however, they require precise thin silicon films, good process reproducibility and thus are more difficult to produce.

SOI process is successfully used in radiation hardness applications since the insulator layer reduces photocurrents and eliminates latch-up as a result of transient radiation effects (TRE) and single event effects (SEE).

At the same time SOI devices are relatively more vulnerable to total ionized dose (TID) effects because the buried oxide works like the gate oxide of the additional “bottom” transistor – parasitic structure specific to SOI process. Radiation induced threshold voltage shift of this structure leads to leakage current increase and can cause parametrical failure of the complex device due to increased current supply. Radiation hardness research of separate transistors can offer opportunity to evaluate complex devices’ hardness [1-11] or serve as the basis for the fundamental modeling of the separate transistor [5, 12-17].

On the other side, one can use body ties that increase device’s TID hardness mitigating parasitic bipolar effect [18]. Some benefits can be gained by careful transistor type and process parameters

selection and suitable substrate biasing [19]. Prior theoretical conclusions on radiation hardness of SOI devices are difficult to draw, thus experiment needs to be carried out. Special set-up is needed to automatically measure single transistor parameters.

## 2. TEST HARDWARE AND SOFTWARE

The devices under test (DUT) were test chips containing mesa-isolated transistor structures of different gate length and width, body tie contacts and device layer thickness. The topologies of transistors are presented in figure 1.




Figure 1. The topologies of transistors: a) H-type transistor: Body ties are located on the each side of transistor; b) L-type transistor: body is tied to source; c) T-type transistor: both external body contacts and body-tied-to-source blocks are presented.

\* The paper was presented at the Third International Conference on Radiation and Applications in Various Fields of Research (RAD 2015), Budva, Montenegro, 2015.

\*\* Contact: iish@spels.ru

Gate oxide has a thickness of 12 nm and the buried oxide is 0.4  $\mu\text{m}$  thick. Device cross section is presented in figure 2.




Figure 2. Cross section of NMOS transistor.

Test structures were irradiated under different bias conditions presented in Table 1.

Table 1. Transistor's bias conditions under irradiation

Mode	Source	Drain	Main gate	Body	Bottom gate
ON	0	0	5	0	0
OFF	0	5	0	0	0
TG_0	5	5	0	0	0
TG_-2	5	5	0	0	-2

Measurement set-up was based on National Instruments equipment that gives us possibility to acquire sets of transistor I-V curves during irradiation. Drain current was measured by NI PXI-4071 digital multimeter which has a resolution down to 1 pA. Measurements were automatized by means of program developed in LabVIEW 2010. Hardware was controlled by program designed in LabVIEW 2010 development environment. TID test were carried out with  $^{137}\text{Cs}$  MEPHI-SPELS facility and with "REIS-IE" X-ray tester [20]. The dose rate was 12 rad/sec.

### 3. EXPERIMENTAL RESULTS

The radiation-induced threshold voltage shift behavior of the main (top) and bottom transistor depends on channel type and dimensions, gate shape, device layer thickness and bias conditions.

One should mention that parasitic bottom transistor I-V curves alteration under irradiation is noticeably higher than one of the main transistors. This experimental fact is illustrated by figures 3 and 4 for the case of NMOS H-type transistor with dimensions  $L=0.6 \mu\text{m}$  and  $W=1.4 \mu\text{m}$  irradiated under TG\_0 bias conditions.

These figures correspond with the above mentioned fact that regards leakage current increase to parasitic bottom transistor radiation-induced threshold voltage shift.

It was found that short channel transistors have higher threshold voltage shift than long channel ones. That dependence was caused by different field

distribution in the buried oxide for short and long-channel devices under the TG bias as was shown in [19]. For long gate, drain and source bias only enhance charge trapping in local areas around the source and drain, having little effect on the central area under the gate. Especially significant characteristic TID-degradation occurs in structures that combine short gate length and large gate width. Width dependence presumably is due to more significant effect of device edges on charge trapping in buried oxide area under the gate in narrow devices.




Figure 3. Dependence of main transistor drain-source current on gate voltage at various total ionizing doses.




Figure 4. Dependence of bottom transistor drain-source current on gate voltage at various total ionizing doses.

Bottom transistor threshold voltage dependences on total ionizing dose for different transistor's channel length and width values and TG\_0 bias during irradiation are shown in figure 5. Threshold voltage is measured as the voltage that corresponds to the current of 1  $\mu\text{A}$ .

The same dependence evidently reveals itself on diagrams corresponding to L-type transistors of different channel dimensions presented in Figure 6. These were irradiated in OFF mode. One should mention that L-type transistors are not able to work

exactly in TG mode because of body-tied-to-source blocks.

The influence of bias conditions is interrelated to the transistor type. The most TID-sensitive bias conditions correspond with the "TG" bias mode. This effect is strongly pronounced for H-type transistors that have independent contacts to the body region. The worst bias case during irradiation for L-type transistors that include body-tied-to-source (BTS) blocks was "OFF".

Device layer thickness influences the main transistor threshold voltage shift more significantly than one of the bottom transistor. Transistor structures made on the wafer with the thickest device layer demonstrated higher characteristic's degradation as compared to transistors with lower device layer thickness.

The substrate was grounded in most cases. Negative offset voltage applied to the substrate reduces the threshold voltage shift.

Threshold voltages' shifts of the bottom NMOS transistors are summarized on figures 7-9 for structures with various channel widths and lengths that were irradiated in various bias conditions.

T-type transistors combine features of H- and L-type transistors: they have both independent body contacts and body-tied to source blocks. Under ON and OFF bias conditions T-type transistors showed behavior similar to that of H- and L-type transistors of the same channel size.




Figure 5. Dependence of bottom transistor drain-source current on total ionizing dose for different channel width and height.




Figure 6. Dependence of bottom transistor drain-source current on total ionizing dose for different transistor channel width and height.




Figure 7. Threshold voltages' shifts of the bottom NMOS transistors for structures with different channel width and length. Device layer thickness is 0.2 µm.




Figure 8. Threshold voltages' shifts of the bottom NMOS transistors for structures with different channel width and length. Device layer thickness is 0.14 µm.




Figure 9. Threshold voltages' shifts of the bottom NMOS transistors for structures with different channel width and length. Device layer thickness is 0.3 µm.

4. CONCLUSION

The purpose of this paper was to estimate the influence of the device geometry on the partially depleted SOI transistors TID hardness. It was experimentally found out that TID-induced threshold voltage shifts are relatively higher for shorted and wider channels of test transistors and occur on lower dose. Transmission gate with ground potential applied to the substrate should be considered as the worst bias case.

The results can be used to determine the components of the complex IC that are most vulnerable to ionizing radiation based on analysis of used transistors' geometry and their biasing.

**Acknowledgement:** *The paper is a part of the research done within the government assignment #8.826.2014/K given by the ministry of education and science of Russian Federation.*

*The authors would also like to thank S.V. Shvedov and S.A. Soroka (JSC "INTEGRAL") for their support and provision with test ICs and technical documentation*

REFERENCES

1. A.V. Sogoyan, A.I. Chumakov and A.Y. Nikiforov, "Method for Predicting CMOS Parameter Degradation Due to Ionizing Radiation with Regard to Operating Time and Conditions," *Russ. Microel.*, vol. 28, no. 4, pp. 224-235, 1999.
2. M. Li et al., "Including Radiation Effects and Dependencies on Process-Related Variability in Advanced Foundry SPICE Models Using a New

- Physical Model and Parameter Extraction Approach," *IEEE Trans. Nucl. Sci.*, vol. 58, no. 6, pp. 2876-2882, Dec. 2011.
3. K.O. Petrosyants, L.M. Sambursky, I.A. Kharitonov and A.P. Yatmanov, "SOI/SOS MOSFET Compact Macromodel Taking into Account Radiation Effects," *Russ. Microel.*, vol. 40, no 7, pp. 457-462, Dec. 2011.
4. K.O. Petrosyants, I.A. Kharitonov, L.M. Sambursky, V.N. Bogatyrev, Z.M. Povarnitcyna and E.S. Drozdenko, "Simulation of Total Dose Influence on Analog-Digital SOI/SOS CMOS Circuits with EKV-RAD Macromodel," in *IEEE East-West Des. & Test Symp.*, Rostov-on-Don, Russia, Sep.27-30, 2013, pp.1-6.
5. A.V. Kirgizova, P.K. Skorobogatov, A.Y. Nikiforov, L.N. Kessarinskii, G.G. Davydov and A.G. Petrov, "Simulating the Response of SOS CMOS Building Blocks to Pulsed Ionizing Irradiation," *Russ. Microel.*, vol. 37, no. 1, pp. 25-40, Jan. 2008.
6. O.A. Kalashnikov and A.Y. Nikiforov, "TID Behavior of Complex Multifunctional VLSI Devices," in *Proc. 29th Int. Conf. on Microelectronics*, Belgrade, Serbia, May 2014, pp. 455-458.
7. D.Boychenko, O. Kalashnikov, A.Yu. Nikiforov, A. Ulanova, D. Bobrovsky and P. Nekrasov, "Total Ionizing Dose Effects and Radiation Testing of Complex Multifunctional VLSI Devices," *Facta Univ./Ser: Electr. Ener.*, vol. 28, no. 1, pp. 153-164, Mar. 2015.
8. O.A. Kalashnikov, "Statistical Variations of Integrated Circuits Radiation Hardness," in *Proc. 12th Eur. Conf. Rad. Eff. Comp. Sys.*, Sevilla, Spain, Sep. 19-23, 2011, pp. 661-664.
9. V.V. Belyakov et al., "Methods for the Prediction of Total-Dose Effects on Modern Integrated Semiconductor Devices in Space: A Review," *Russ. Microel.*, vol. 32, no. 1, pp. 25-39, Jan. 2003.

10. A.V. Sogoyan, A.S. Artamonov, A.Y. Nikiforov and D.V. Boychenko. "Method for Integrated Circuits Total Ionizing Dose Hardness Testing Based on Combined Gamma- and Xray- Irradiation Facilities," *Facta Univ./Ser: Electr. Ener.*, vol. 27, no. 3, pp. 329-338, Sep. 2014.
11. A.I. Chumakov, A.T. Nikiforov, V.A. Telets, V.F. Gerasimov, A.V. Yanenko and A.V. Sogoyan, "IC Space Radiation Effects Experimental Simulation and Estimation Methods," *Rad. Meas.*, vol. 30, no. 5, pp. 547-552, Oct. 2011.
12. B. Jianhui, B. Jinshun, L. Mengxin, and H. Zhengsheng "A Total Dose Radiation Model for Deep Submicron PDSOI NMOS," *J. Semicond.*, vol. 32, no. 1, pp. 014002 (1-3), Jan. 2011.
13. L. Yanfeng et al., "Including the Effects of Process-Related Variability on Radiation Response in Advanced Foundry Process Design Kits," *IEEE Trans. Nucl. Sci.*, vol. 57, no. 6, pp. 3570-3574, Dec. 2010.
14. V. Rusanovschi, M. Rusanovschi and P. Stoicev, "Dependencies of SPICE Level 3 Parameters on Irradiation," *Merid. Inginer.*, vol. 4, pp. 19-22, 2013.
15. Y. Wang et al., "Bias Dependence of Partially-Depleted SOI Transistor to Total Dose Irradiation," *Int. Work. Junct. Techn.*, Shanghai, China, 2006, pp. 233-235.
16. P.K. Skorobogatov and A.Yu. Nikiforov, "Simulation of Bulk Ionization Effects in SOI Devices," *Russ. Microel.*, vol. 27, no. 1, pp. 1-6, 1998.
17. A.Yu. Nikiforov et al., "Experimental Studies of the Adequacy of Laser Simulations of Dose Rate Effects in Integrated Circuits and Semiconductor Devices," *Russ. Microel.*, vol. 38, no. 1, pp. 2-16, Jan. 2009.
18. G.I. Zebrev et al., "Radiation response of Bipolar Transistors at Various Irradiation Temperatures and Electric Biases: Modeling and Experiment," *IEEE Trans. on Nucl. Sci.*, vol. 53, iss. 4, pp. 1981-1987, Aug. 2006.
19. J.R. Schwank, V.Ferlet-Cavrois, M.R. Shaneyfelt, P. Paillet and P.E. Dodd, "Radiation Effects in SOI Technologies," *IEEE Trans. Nucl. Sci.*, vol. 50, no.3, pp. 522-538, June 2003.
20. V. Ferlet-Cavrois et al., "Worst-Case Bias during Total Dose Irradiation of SOI Transistors," *IEEE Trans. Nucl. Sci.*, vol. 47, no. 6, pp. 2183-2188, Dec. 2000.
21. A.S. Artamonov et al., "REIS-IE' X-Ray Tester: Description, Qualification Technique and Results, Dosimetry Procedure," in *IEEE Rad. Eff. Data Work.*, Newport Beach (CA), USA, Jul.24, 1998, pp. 164-169.